Skip To Main Content
RxBuffer Ptr on Muck Rack

RxBuffer Ptr

As seen in: CSDN
Is this you? As a journalist, you can create a free Muck Rack account to customize your profile, list your contact preferences, and upload a portfolio of your best work. Claim your profile
Back to RxBuffer Ptr’s profile

Articles by RxBuffer Ptr

Using CORDIC and DMA on the Ultra96 board

|
By int Status, RxBuffer Ptr
Things used in this project × 1 × 1 CORDIC (Coordinate Rotation Digital Computer) is a small and efficient algorithm to compute functions like spheric and hyperbolic trigonometry, square roots and more. Not as popular today as it was in the past but it still finds a place in the FPGA developer's toolbox. In this project I'm implementing the CORDIC IP block included in Vivado to perform calculation of sin and cos functions over an array of values.
Open in Who Shared Issue with article?

自定义ZYNQ的PL端数据处理器，通过DMA等进行交互（附GitHub源码）_zynq pl dma-CSDN博客

|
By TxBuffer Ptr, RxBuffer Ptr
| CSDN
ZYNQ_PLPS_LOOP 摘要：在ZYNQ中设计了自定义的PL端数据处理器，通过DMA连接到AXI总线，完成了PS和该PL端的数据交互等功能。 开发板型号：Zynq-7000 SoC XC7Z305 FPGA 开发平台：Vivado 2019.1； Vivado SDK 2019.1 Github源码：https://github.com/CY0807/Vivado_FIFO_Test.git （1）vivado_project存放了vivado和sdk原始工程文件 （2）c_project_demo存放了sdk工程中所用的核心代码 （3）image中存放了项目运行中间过程的重要截图 Block Design如图所示： （1）例化了vivado库的AXI DMA挂在ZYNQ的AXI4 HP总线上，并将DMA的两个AXI4-Stream输入输入出接口引到Block Design的接口上，这两个接口在Block Design的上层模块中与自定义设计的PL端数据处理器连接，实现PS端与自定义PL端的大批量数据流交互。...
Open in Who Shared Issue with article?
Show More