1 Introduction As silicon-based complementary metal–oxide–semiconductor (CMOS) technology approaches its physical scaling limits, the demand for novel computing architectures that can process more information within a limited area has grown significantly [1, 2]. To overcome the bottleneck of binary logic and interconnect complexity, emerging technologies such as multi-valued logic (MVL), neuromorphic computing, and in-memory computing have attracted significant attention [3-6].