Skip To Main Content
Plaintext Message on Muck Rack

Plaintext Message

As seen in: MDPI
Is this you? As a journalist, you can create a free Muck Rack account to customize your profile, list your contact preferences, and upload a portfolio of your best work. Claim your profile

Get in touch with Plaintext

Contact Plaintext, search articles and posts on X, monitor coverage, and track replies from one place.

Learn more about Muck Rack

Actions

Share this page

Is this you?

As a journalist, you can create a free Muck Rack account to customize your profile, list your contact preferences, and upload a portfolio of your best work.
Claim your profile

Articles

Design and Implementation of Low-Power IoT RISC-V Processor with Hybrid Encryption Accelerator

|
By Lian Shao, Junke Huang, Wanghui Zou, Plaintext Message
| MDPI
3.3. RISC-V Processor with Encryption Accelerator The structure of the proposed RISC-V IoT processor is depicted in Figure 9, which features a two-stage pipeline architecture and supports 55 general-purpose instructions in RV32IM. It takes two clock cycles for the processor to complete the processing of one instruction.
Open in Who Shared Issue with article?
See all 1 articles