Yuena Wei

Abstract As a critical component of electronic design automation and reverse engineering, printed circuit netlist partitioning has long been a significant research topic in this field. Recent advancements in graph machine learning techniques have brought new opportunities for netlist partitioning research. However, the lack of high-quality benchmark datasets with partitioning-labeled netlist data remains a major challenge.