Linzi Yin

All articles published by MDPI are made immediately available worldwide under an open access license. No special permission is required to reuse all or part of the article published by MDPI, including figures and tables. For articles published under an open access Creative Common CC BY license, any part of the article may be reused without permission provided that the original article is clearly cited. For more information, please refer to https://www.mdpi.com/openaccess.

You are already at the latest version In order to solve the testing and verification problems at the early development stage of high-speed maglev positioning and speed measurement system(MPSS), a hardware-in-the-loop (HIL) simulation platform is presented, which includes induction loops, transmitting antennas, power driver unit, FPGA simulator and host computer, etc.

1. Introduction With the rapid development of electronic technology, circuit-partitioning algorithms have been widely applied in circuit design to divide large circuits into smaller, more manageable modules, playing a significant role in integrated circuit design, system optimization, and high-performance computing [1,2,3]. A well-designed circuit-partitioning algorithm can not only improve the efficiency and reliability of the circuit but also reduce design time and costs.