Skip To Main Content
Shamibrota K. Roy on Muck Rack

Shamibrota K. Roy

As seen in: Wiley Online Library
Is this you? As a journalist, you can create a free Muck Rack account to customize your profile, list your contact preferences, and upload a portfolio of your best work. Claim your profile

Get in touch with Shamibrota K.

Contact Shamibrota K., search articles and posts on X, monitor coverage, and track replies from one place.

Learn more about Muck Rack

Actions

Share this page

Is this you?

As a journalist, you can create a free Muck Rack account to customize your profile, list your contact preferences, and upload a portfolio of your best work.
Claim your profile

Articles

Fabrication and Switching Performance of 8 A-500 V D‐Mode GaN MISHEMTs

|
By Rijo Baby, Shamibrota K. Roy, Sudhiranjan Tripathy, Rangarajan Muralidharan
| Wiley Online Library Verified
Conflict of Interest The authors declare no conflict of interest. References 1 , , , , , , IEEE J. Emerg. Sel. Top Power Electron. 2023, 11, 2707. 2 , , , IEEE Electron. Device Lett. 2018, 39, 1576. 3 , , , , , , , , Fundam. Res. 2022, 2, 462. 4 , , , , , , in 2nd IEEE Workshop on Wide Bandgap Power Devices and Applications, WiPDA 2014, 2014, pp. 63–65, https://doi.org/10.1109/WiPDA.2014.6964625. 5 , Depletion Mode Analog Switches: High Performance Connectivity Without Power, www.onsemi.com, January 07, 2019.
Open in Who Shared Issue with article?

Fabrication and switching performance of 8A‐500V D‐mode GaN MISHEMTs

|
By R. Muralidharan, Rijo Baby, Shamibrota K. Roy, Sudhiranjan Tripathy
| Wiley Online Library Verified
This work discusses the design, fabrication, static device testing, and double-pulse switching performance of multi-finger D-mode GaN MISHEMTs on silicon. Utilizing an MOCVD-grown GaN HEMT stack with a superlattice buffer, field-plated devices with a meandering gate geometry and a total gate width of 30 mm were fabricated. PECVD SiNx was used as the gate dielectric, followed by an optimized bilayer SiNx passivation scheme. Devices with 100 µm gate width had an On/Off ratio of ∽ 108.
Open in Who Shared Issue with article?
See all 2 articles